

## ABSTRACT

1        This invention reduces redundant power consumption by  
2 early detection of predicate register values. This detects  
3 pending writes to the predicate registers. When there are no  
4 pending predicate register updates, the predicate value is  
5 read in the decode stage and a decision whether to nullify the  
6 instruction is made. When a write is pending, the instruction  
7 executes normally and the result write-back only is dependent  
8 upon the newly written predicate value. In the former case,  
9 nullifying an instruction completion saves power. The  
10 compiler attempts to increase the distance between the  
11 predicate-definition and predicate-use by the number of cycles  
12 required by the architecture. This scheduling increases the  
13 conditions under which the early predicate detection is  
14 possible and hence enhances the possibility of power saving.